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oxidation reactor in pyrogenic steam at a pressure 
of 105 Pa using 0 2. The oxide thickness for all the 
types of oxides was 10 nm. An anneal at 750 ° C 
was given for all the oxides to a total time of 40 
minutes in N2/02 as a densification step. This 
anneal temperature was chosen based on our 
simulation and experimental results on MOSFETs 
with channel engths of 150 nm, which show that 
oxidation temperatures above 750 ° C would cause 
thermal out-diffusion of dopants making the 
devices dysfunctional [I 1]. Except for the gate 
insulator growth process, all other processing 
conditions were kept the same for all the wafers. 
The above optimized process conditions for all the 
oxides are summarized in Table I and the measured 
initial characteristics on poly-silicon gate MOS 
capacitors are shown in Table 2. The excellent 
initial properties of all these oxides shows the 
effectiveness of the process optimization done for 
these oxides. 
For all the high-field stress experiments, the 
capacitors were stressed by a constant current. The 
configuration used for constant current stressing 
consisted of a Keithley 220 current source and a 
Keithley 617 electrometer, which was used to 
monitor the voltage across the capacitor. The 
stress current was inten'upted atregular intervals to 
monitor the degradation. HF-LF CV technique was 
used for the measurement ofmidgap interface state 
density (ADitm) and the midgap voltage shift 
(AVmg). Experiments were performed by injecting 
charge from the metal as well as from the substrate. 
For the experiments where silicon was the injecting 
electrode, the devices were exposed to light of 
sufficient quantity such that the injection was not 
limited by the rate of generation of minority 
carriers. 
Type of Oxidation Parameters 
Oxide 
Thermal dry 
HIPOX 
LPCVD Oxide 
T=800°C, Dry oxidation in 02 
T=650°C, P= 10 bar 
T=420°C, reactive gases Sil-14 
and 02. Ratio between Sill4 to 
02 is 1:5. Pressure: 35 Pa 
Remote T=300°C, TEOS process 
PECVD Oxide 
Table I: Optimized process conditions for various 
gate dielectrics. 
Type of 
Oxide 
Thmnal 
Dr,/ 
Remote 
PECVD 
oxide 
LPCVD 
oxide 
HIPOX 
V~ I~m 
(V) (ev "1 . 
¢m "2) 
-0.87 1.3x10 ~° 
-0.86 1.5x 101° 
-0.86 1.9xlO ~° 
-0.87 9xlO s 
QBD 
(coal. 
em -2) 
> 50 
12.5 
I0 
> 50 
Toz 
varia- 
tion 
across  
Wafer 
(0/0) 
2 
7 
10 
9 
Table 2: Measured characteristics onthe virgin poly 
Si gate MOS capacitors with various dielectrics. 
3. ELECTRICAL CHARACTERIZATION 
The initial I-V characteristics are shown 
in Fig. 1 and the breakdown field distribution 
is shown in Fig. 2 for all the optimized 10nm gate 
oxide capacitors with different gate dielectrics. 
Constant current injection experiments were also 
carried out on all these different gate oxides to 
assess their hot-carrier reliability. Figure 3 shows 
the AVmg in all these oxides as a function of stress 
time for two different current densities. As can be 
seen, deposited oxides show electron trapping while 
the HIPOX and thermal oxides show conventional 
hole trapping. The excess Si-H and Si-OH centers 
in deposited oxides are known to act as electron 
trap centers [9]. HIPOX, as can be seen, shows 
shifts comparable tothat of a thermal dry oxide. 
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oxides with lower Q~ show higher AVc during 
constant current stress. The sa'ess induced mid-gap 
interface state generation (AD.m) is shown in Fig 5. 
In LPCVD oxides, it can be seen that there is an 
order of magnitude higher ADm compared to 
HIPOX for identical stress conditions. RPECVD 
oxides are much worse compared to even the 
LPCVD oxides and are therefore not shown. 
Figure 2: Breakdown field distribution in various 
gate oxide capacitors. 
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Figure 3: Midgap voltage shifts (AVIs) as a 
function of stress time for various oxide capacitors. 
Open symbols are for a stress current of 0.25 
mA/cm z and filled symbols are for corresl~ding 
oxides (LPCVD and RPECVD ox) at a stress 
current of 2.5 mA/cm 2. 
The change in gate voltage during constant 
current stress in all the four types of oxides is 
shown in Fig 4. The higher trapping rate in 
RPECVD oxides as observed from the larger 
change in Vo during the constant current stress is 
also responsible for the low QaD values observed in 
these oxides. We also observe a good correlation 
between QaD and AVG in this work. in general, 
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Figure 4: Change in gate voltage (AVo) daring 
constant eurrent injection. 
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Figure 5: Change in mid-gap interface state density 
as a function of stress time. 
In order to demonstrate the applicability of 
HIPOX as a MOS gate dielectric, vertical sub 
100rim Si MOSFETs are fabricated using HIPOX 
as the gate dielectric. The schematic of the vertical 
MOSFET struct~e with gate oxide surrounding the 
mesa is shown in Fig. 6 (a) while the fabricated 
MOSFET structure is shown in Fig. 6 (b). HIPOX 
is used as a gate dielectric with a thickness of 
! 4nm. HIPOX was grown at 600°C at P=-10 bar in 
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pyrogenic steam without any additional high- 
temperature anneal. The gate oxide thickness of 
14nm was chosen mainly to avoid ctmler 
breakdown at the mesa edges. The detailed process 
sequence for these vertical MOSFETs is reported 
elsewhere [12]. Measured input characteristics are 
shown in Fig. 7 [12]. The measured value of low- 
field mobility in these MOSFEVs is 420cm2/V-s 
indicating a good HIPOX/Si interface. This 
excellent low-field mobility has also been recently 
shown to give rise to high velocity overshoot 
effects in these vertical MOSFETs [13]. 
4. CONCLUSIONS 
High-pressure grown oxide is optimized to exhibit 
excellent characteristics as a MOS gate dielectric. 
Vertical sub 100nm channel length MOSFETs 
employing the optimized low-temperatm'e HIPOX are 
fabricated and shown to exhibit excellent mobility and 
l-V characteristics. 
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Figure 7: Id-Vg characteristic~ for the vertical 
MOSFET with a channel ength of 85 nm by using 
HIPOX as a gate dielectric. 
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Figure 6: (a) vertical MOSFET with 
gate oxide surrounding the mesa forming a 
MOSFET structure. (b) SEM cross-sectional view 
of the fabricated vertical MOSFET structure. 
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